## In the Claims

1-20. (Canceled)

21. (Currently amended) A system for operating a GPS C/A code receiver comprising:

a plurality of channel means, each comprising:

means for forming x multibit digital segment values per C/A code period, x being an integer, each multibit digital segment value representing a sequential code segment of a received composite of satellite signals; and

a plurality of correlating means for correlating each <u>multibit</u> digital segment value with n satellite specific set of m different time delayed segments of C/A code <u>modulation</u>, n and m being integers, to form at least n times m delay specific <u>correction</u> <u>correlation</u> values, wherein m is greater than the number of bits in each multibit digital segment value.

- 22. (New) A system as in 21, further comprising a quadrature signal separator, the quadrature signal separator representing each digital segment value as a pair of quadrature signals.
  - 23. (New) A system as in Claim 22, further comprising:

a numerically controlled oscillator;

a multiplier;

a sine and cosine table accessed by the numerically controlled oscillator to provide rotational values for each pair of quadrature signals, the rotational values being multiplied with the quadrature signals in the multiplier and the product thereof being provided to the correlators for computing the correlation values.

- 24. (New) A system as in Claim 21, wherein each pair of time delayed segments within each set of time delayed segments are separated from each other by a multiple of half-chip separations.
- 25. (New) A system as in Claim 21, wherein each pair of time delayed segments within each set of time delayed segments are separated from each other by a multiple of quarter-chip separations.
- 26. (New) A system as in Claim 21, wherein the number of bits in each multibit digital segment value is one or more times a value selected from the prime factors of then number of chips in a C/A code;
- 27. (New). A system as in Claim 26, wherein the number of bits in each multibit digital segment value is 11.
- 28. (New) A system as in Claim 21, wherein m is one or more times a value selected from the prime factors of then number of chips in a C/A code;
  - 29. (New) A system as in Claim 21, wherein m is greater than or equal to 22.
- 30. (New) A system as in Claim 21, wherein n is one or more times a value selected from the prime factors of then number of chips in a C/A code;

- 31. (New) A system as in Claim 21, wherein n is greater than or equal to 12.
- 32. (New) A system as in Claim 21, wherein the product of m, n and the bits in each multibit digital segment value is one or more times the number of chips in a C/A code.

A copy of the Notice of Non-Compliant Amendment (37 CFR 1.121) is enclosed.

The Commissioner is hereby authorized to charge any fees, which may be required, or credit any overpayment to Deposit Account No. 50-2257.

It is hereby respectfully submitted that the enclosed documents complete the filing of the non-compliant paper in the above patent application. Please telephone the undersigned at (408) 392-9250, if there are any questions. This form is being submitted in duplicate.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, NA 22313-1450, on April 15, 2005.

Attorney for Applicant(s)

Date of Signature

Respectfully submitted,

Edward C. Kwok

Attorney for Applicant(s)

Reg. No. 33,938

Law Offices of

MacPherson Kwok Chen & Heid LLP

1762 Technology Drive, Suite 226

San Jose, CA 95110 Tel: (408) 392-9250

Fax: (408) 392-9262